可能感兴趣的商品
-
Cadence Virtuoso SiP Architect
品牌：Cadence
类别：IC 封装和SiP设计
-
品牌：Cadence
类别：IC 封装和SiP设计
-
品牌：Cadence
类别：IC 封装和SiP设计
-
品牌：Cadence
类别：IC 封装和SiP设计
-
品牌：Cadence
类别：IC 封装和SiP设计
Cadence Virtuoso SiP Architect
- 品牌：Cadence
- 包装：--
- 无铅情况/ROHS: --
- 经营商：科通芯城自营
- 描述：Delivers a single schematic and simulation solution for RF/analog ICs and complex IC package substrates. Supports package substrate-level passive structures based on Pcell technology. Also enables chip-package co-design with Virtuoso.
- 封装：--
- 类别：IC 封装和SiP设计
Conference Paper
| 序号 | 描述 | |
|---|---|---|
| 1 | Automated Parasitic Backannotation and Testbench Generation for Verification of RF SiP Designs | Automated Parasitic Backannotation and Testbench Generation for Verification of RF SiP Designs |
| 2 | Modeling and Analysis Methodologies of Complex Digital System-in-Package Designs | Modeling and Analysis Methodologies of Complex Digital System-in-Package Designs |
| 3 | Use of System Link Design for Multi-Board Systems | Use of System Link Design for Multi-Board Systems |
Release Information
| 序号 | 描述 | |
|---|---|---|
| 1 | Interview: SiP16.0 extends RFSiP Implementation to Parasitics/Simulation | Interview: SiP16.0 extends RFSiP Implementation to Parasitics/Simulation |
